In this paper, we propose a new method of optically implementing digital logic gates capable of performing all logic operations and give the technique for construction of an array of n-bit parallel adders as a typical application circuit. These gates are implemented using a Hughes liquid crystal light valve operated in the parallel off-state configuration. It is found that all possible functions of two binary variables are realizable with these gates, some as bright-true-logic and some as dark-true-logic.
Introduction
In this paper, we present new methods of optically implementing digital logic gates capable of performing various combinatorial logic operations. These logic gates are implemented using a Hughes liquid crystal light valve (LCLV) 1 ' 2 constructed with a parallel liquid crystal off-state configuration, the same LCLV used for making bistable devices. 3 ' 4 Several configurations for realization of optical gates, such as NOR, AND, XOR, will be considered. The gates have the capability of operating on large arrays of binary variables. Experimental results demonstrating the feasibility using portions of a single LCLV will be given. The circuit diagram for implementation of an array of full adders will also be considered as a typical application example.
Logic gates as switches and flip-flops as memory elements form the essential elements in digital computing systems. 5 -8 In past work, schemes for implementing arrays of optical bistable elements or flip-flops using a spatial light modulator (SLM) have been introduced and demonstrated. 3 ' 4 Implementation of types of logic gate arrays capable of performing some of the Boolean operations optically have also been proposed. 6 With the application of optical flip-flops and logic gates, fully optical digital computers now become a possibility. These processors will still enjoy the advantages of parallel processing and high information density associated with optical data processors but also have the real-time decision-making capability of digital computers. These processors combined with the now-classical analog optical processors can make highly capable hybrid computers. One might also consider large-scale digital array processors 5 based on optical logic arrays. A new generation of optical digital processors employing holographic memories as read-only memories, 6 arrays of flip-flops as random access memories, arrays of logic gates as arithmetic and logic units, and data routing systems consisting of only optical components such as lenses, polarizers, mirrors, and holograms is also conceivable.
In the remainder of the paper, we present some background information, describe the apparatus and present our experimental results, and, finally, give a method for using these gates to construct a typical logic circuitry.
II. Background
A digital computer can be described as a finite state machine, whose physical realization requires numerous logical elements. In particular, memory and two-operand binary functionsl are necessary along with the means of interconnecting these elements. In this paper, we wish to examine the means by which the two-operand functions can be realized using a Hughes LCLV.
The Hughes LCLV1 we use is nicely suited to the operations desired. Basically, it acts like a controlled birefringence mirror. It has a sandwich-type con- INPUT  A  B   OUTPUT  0  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15   D  D  D  D  D  D  D  D  D  D  B  B  B  B  B  B  B  B  D  B  D  D  D  D  B  B  B  B  D  D  D  D  B  B  B  B  B  D  D  D  B  B  D  D  B  B  D  D  B  B  D  D  B  B  B  B  D  B  0  B  D  B  D  B  D  B  D  B  D  B  D  B   F  AND A-B   T  OR  A+B   A  A-B  B  XOR  OR NOR In operation, for these experiments, the LCLV was operated like a controlled half-wave plate. Light incident on the liquid crystal has its polarization at 450 to the fast and slow axis. The ac bias was set so that with no light input there was no phase delay between the fast and slow axis. The input light intensity was then chosen to provide a phase shift between components along the fast and slow axis of 1800 (half-wave). As is well known for a half-wave plate, there is a rotation of 900 in the direction of polarization. If the light is reflected back onto the liquid crystal a second time, there may again be, depending on the input light to the second spot, an additional 1800 phase shift and rotation of the plane of polarization by an additional 900. This controlled rotation of the polarization direction will be used later in describing the apparatus and its behavior.
Next, by way of background, consider the sixteen possible functions of two binary variables. Table I , and 15, are trivial in that they ignore at least one input variable. These are also realizable using the LCLV. They are marked t in the last row. The remaining functions, those in columns 7, 11, 13, and 14, are optically realizable using this apparatus by duality, that is, by reversing bright and dark so as to define dark as true and bright as false. For example, column 11 is the same as column 4 with B and D interchanged. Note that the NOR function which we have realized in column 8 is in itself logically complete. That is, all sixteen functions can be constructed using combinations of NOR gates only. However, the ability to implement other functions directly saves interconnections for a working system.
Apparatus
The functions mentioned were generated using the basic apparatus shown schematically in Fig. 1 . In the center of the drawing is the Hughes LCLV. The read beam is generated by an Osram 100-W mercury arc lamp in the light source shown at the right of Fig. 1 . The light is successively collimated and passed through a 4400-A long-wave-pass filter, a 5461-A green filter, and a polarizer which passes light polarized perpendicular to the plane of the paper. The light is then reflected off an area (area I) of the LCLV and passed through a polarizer-analyzer PA and then through a lens to a mirror. It is reflected off the mirror back through the lens and polarizer to a second area (area II) on the LCLV. After it is reflected off the second area, it is directed by means of a mirror through an imaging lens and an analyzer A onto a ground glass observation screen where it is photographed. The input to the LCLV is provided by light from the opposite side of the lamp, which is similarly filtered and directed using mirrors to the input object plane. The input data are then imaged onto the input side of the LCLV. The input beam is sufficiently large so as to cover both areas.
Now consider the various operations mentioned in Table I . They are selected using various combinations of polarizer-analyzer PA and analyzer A and various settings of the ac excitation. The polarizer-analyzer.
PA is chosen to be either vertical (passing light perpendicular to the plane of the paper), horizontal (passing light parallel to the plane of the paper), or removed from the apparatus. The analyzer can be either vertical or horizontal. The ac excitation is adjusted to either one of two values, so that zero optical input (i.e., dark input) produces either no change in the read beam or a rotation of 900 in the polarization of the read beam.
The intensity of the input light beam is then set so that the associated polarization rotation is achieved when the light beam is present. For the explanations which follow, the input polarizer P is vertical, and the ac excitation is set so that zero optical input produces a 90°r otation in the direction of the polarization of the read beam.
Of the six functions to be demonstrated, all using bright-true-logic, four of them (AND, A B, A * B, and NOR, in columns 1, 2, 4, and 8 in Table I ) use the polarizer-analyzer PA to block selectively the beam after it is reflected from area I and the analyzer A to block selectively the beam after it is reflected from area II. In these configurations there is only one combination of bright-dark for inputs I and II, which will allow the beam to pass. If polarizers PA or A are rotated, a different combination of bright-dark inputs will be required, but, in every case, only one combination will allow the light to pass completely through the system.
For example, consider the AND configuration shown in column 1 of Table I . Both inputs must be bright to get a bright output. This occurs when the polarizeranalyzer and analyzer are both vertical (i.e., the same direction as the original polarizer). If both inputs are bright, the polarization of the read beam will be unchanged at each reflection from the LCLV and so will pass unhindered through the system. Otherwise, if input I is dark, the polarization will be rotated, and the
The A B, A B, and NOR gates can be achieved by different settings of the polarizer-analyzer and analyzer A. In the A * R gate polarizer-analyzer PA is vertical as for the AND gate, but analyzer A is horizontal. This allows light to pass unhindered only with a bright input at I and a dark input at II. In the A B gate both polarizer-analyzer PA and analyzer A are horizontal, allowing light to pass only when input I is dark and input II is bright. In the NOR gate, light is allowed to pass only when both inputs are dark. Therefore, the polarizer-analyzer is horizontal and the analyzer is vertical.
The other two functions produced with bright-truelogic (XOR and XOR in columns 6 and 9 of Table I ) require that the polarizer-analyzer PA be removed. The plane of polarization of the read beam will then be rotated either 0, 90, or 1800, depending on whether it was rotated on neither, one, or both of the reflections from the LCLV. For the XOR function, analyzer A must be horizontal, and the beam will be passed by the analyzer only if the polarization was rotated 90° at area I or area II, but not both, and blocked otherwise. For XOR (coincident product), the analyzer is vertical, so that the beam is blocked only when the polarization is rotated 90°.
There is an alternative configuration for implementing each gate described. All six of the functions can be achieved with the alternate setting for the ac excitation as shown in Table II . As an example, if the LCLV is biased so as to have no polarization change with the bright input and 90° rotation with no input light, to produce the AND gate the polarizer-analyzer as well as the analyzer and polarizer must be vertical. We have tried these excitation settings also for these experiments at various times.
Changes in the gate structure can also be implemented by the addition of an optical input bias. This would have the same effect as changing the direction of the analyzer immediately following a reflection off a given area of the LCLV. In this manner, it is possible to select optically which gate is implemented at each point on the LCLV. Since the bias light can be imaged onto selected areas of the input surface, this would give the systems designer greater flexibility.
IV. Experimental Results
To demonstrate the logical gates claimed in the previous section, the binary patterns depicted in Figs. 2(a) and (b) were, respectively, used as inputs I and II in the apparatus of Fig. 1 . The use of vertical strips for input II and horizontal strips for input I gives all four possible combinations. The use of a transmitting area separated by two dark strips gives both bright and dark, obviously discernible. With this input, the complete truth table can be observed at the same time. The results were photographed at the observation screen. In all this work, the read beam was initially vertically polarized, (Figs. 4-8) . Figure 4 shows the result of the NOR operation. This was achieved by having the polarizer-analyzer PA 8, Table I ). Table I ). Table I ). Table I ).
horizontal and the final analyzer vertical. The ac bias on the LCLV was set so that with no light input there was a 90° change in the polarization direction upon reflection and no change when the input beam was bright.
It can be seen that there is a bright area at the overlap of the two dark input strips in areas I and II. Figure 5 shows the result of operation A B. The polarizer-analyzer is vertical, and the analyzer is horizontal for that figure. There is a bright area where A is bright (horizontal strip) and B is dark (vertical strip). Figure 6 shows the result of the AND operation. In this experiment, the setting of the polarizers was as for the NOR gate (PA horizontal and A vertical), but the LCLV was biased to have no polarization change with no light input and 900 polarization rotation with light input. This is an example of an alternate configuration mentioned previously. Figures 7 and 8 show the result of the exclusive OR and coincident product operations. In these experiments, the settings were the same as for the NOR gate, except that the polarizer-analyzer PA of Fig. 1 was removed entirely. The ac bias for the coincident product was that of the NOR gate-90° polarization rotation with no light input-while, for the exclusive OR, it was that used for the AND gate-no polarization rotation with no input.
V. Bright-True-Logic vs Dark-True-Logic
In discussions of electronic logic circuit design, it is pointed out that there is a considerable increase in versatility with the capability of interchanging the designations positive-true-logic and negative-true- The optical logic gate array discussed above forms a logically complete set. Thus all combinatorial logic circuits are optically implementable.
VI. Typical Application
As an application of the logic gates, the optical circuit for an array of n-bit binary adders is given. Such adders might find application in an all-optical digital processor. The adders along with the logic gate arrays might be used to form a complete arithmetic-logic-unit for the future optical digital computers. The circuit considered here is a simple ripple carry adder. The logic diagram for one stage of the circuit is shown in Fig. 9 , and the associated truth tables are in Table III . The sum is implemented as
and the carry as
where i denotes the particular digit, i = 1,2, .. ,n, and C = 0 is the carry to the first stage. In the circuit in Fig. 9 , XOR gates are used to realize the output carry rather than the inclusive OR gates often used in electornic implementation. 11 This is because design using the exclusive OR is simpler in optics. Logically, there is no difference between the two circuits, as implied in the truth table.
The simplified optical version of the binary adder circuit showing the essential elements and data routing is given in Fig. 10 . The lines drawn there indicate the data routing for one digit of the adder. The paths would be replicated out of the plane of the paper to give all the digits in the sum and are intended to be replicated in the plane of the paper to provide in parallel a large number of adder circuits.
Consider the details of one stage of one adder as shown in Fig. 10 . There we see four LCLVs, lined up just to the right of center with input sides to the left. Each light valve has an associated output beam source. In practice, the light would be routed so that a single LCLV is used with proper imaging systems but for conceptual purposes, four are shown. The top LCLV is used for the sum operation, and the bottom three are used to compute the carry. Inputs A and B come in from the upper left and are divided three ways using semitransparent mirrors (STM), one part going to the sum circuit and two parts going to the carry cirucit.
The diagram then follows the logic outlined in the electronic version in Fig. 9 . The sum operation of the full adder is formed by three bounces off an LCLV, the inputs to the three bounces coming from input Ai, input Bi, and the carry Ci from the preceeding digit. These are shown on the top LCLV. That LCLV, along with the polarizer and analyzer, is set to perform the two sequential XOR operations shown in Eq. (1) and Fig.   9 . The pair of exclusive OR operations is an extension of what is described in Fig. 7 and Table I , but the operation is the same. The LCLV bias is set so that with no input at a given image element there is no change in polarization of the output. The polarizer and analyzer are crossed so that no input gives no output. For this arrangement, an odd number of bright inputs to the three input spots gives a polarization rotation of an odd multiple of 90° and an output appropriate for the sum operation.
The carry part of the full adder is performed on the bottom three LCLVs. There are two parts to the operation as shown in Eq. (2), and AND operations followed by the exclusive OR operation. The ANDs are performed by the top two LCLVs exactly as indicated in Fig. 6 . The outputs go to the third LCLV for the exclusive OR. The output from the carry operation is then divided, half going to the sum for the next digit and half going to the carry for the next digit. In the process of routing it to the next digit, it must be moved to a new level raised a distance of one image element above the plane of the paper. The final output, then, comes from the sum operation and is represented by a row of spots perpendicular to the plane of the paper.
